

CLAIMS:

1. A method of determining a maximum optimum clock frequency at which a digital processing system can operate, the method comprising the steps of:
 - generating a clock signal at an initial frequency;
 - increasing said frequency in a step-wise manner and determining the operation5 of said system each of a selected number of frequencies, until a clock frequency is identified at which said processor does not operate correctly; and
 - identifying a maximum clock frequency at which said system can operate correctly; characterized in that:
 - said maximum clock frequency comprises the frequency immediately10 previous to the one identified as being one at which said system does not operate correctly; and in that
 - a timing monitor (14) is provided for determining whether or not said system can operate within system timing constraints at each frequency, thereby indicating whether or not said system operates correctly at the respective frequency.15
2. A method according to claim 1, including the step of storing the maximum frequency in a memory.
3. Method of calibrating clock generation means (10) in a digital processing
20 system, comprising periodically performing the method of claim 1 or claim 2 while the system is running, and applying the resultant maximum frequency to said clock generation means.4. Apparatus for determining a maximum optimum clock frequency at which a
25 digital processing system can operate, the apparatus comprising:

 - means (10) for generating a clock signal at an initial frequency;
 - means (12) for increasing said frequency in a step-wise manner and means for determining the operation of said system each of a selected number of frequencies, until a clock frequency is identified at which said processor does not operate correctly; and

- means (12) for identifying a maximum clock frequency at which said system can operate correctly; characterized in that:

- said maximum clock frequency comprises the frequency immediately previous to the one identified as being one at which said system does not operate correctly;

5 and in that

- said means for determining the operation of said system comprises a timing monitor (14) for determining whether or not said system can operate within system timing constraints at each frequency, thereby indicating whether or not said system operates correctly at the respective frequency.

10

5. A method of selectively changing the frequency at which a digital processing system is operating, the method comprising:

a) determining, when said system is reset, a maximum clock frequency at which said system can operate within system timing constraints, and storing said maximum
15 frequency;

b) generating, after reset, a clock signal at a nominal frequency, less than said maximum frequency, until a signal is received indicating that an increased clock frequency is required;

c) generating, in response to receipt of said signal, a clock signal at said
20 maximum frequency for a required time; and then

d) once again generating a clock frequency at said nominal frequency.

6. A method according to claim 5, wherein the step of determining said maximum frequency comprises the method of claim 1 or claim 2.

25

7. Apparatus for selectively changing the frequency at which a digital processing system is operating, the apparatus comprising:

i. programmable clock generation means (10);

ii. means for determining (12), when said system is reset, a maximum clock
30 frequency at which said system can operate within system timing constraints, and storing said maximum frequency; and

iii. means for causing said clock generation means(10) to:

a) generate, after reset, a clock signal at a nominal frequency, less than said maximum frequency, until a signal is received indicating that an increased clock frequency is required:

5 b) generate, in response to receipt of said signal, a clock signal at said maximum frequency for a required time; and then

c) once again generate a clock frequency at said nominal frequency.

8. Apparatus according to claim 7, comprising a timing monitor (14) for monitoring system timing constraints.

10

9. Apparatus according to claim 4, claim 7 or claim 8, comprising a frequency finder (12) for increasing the frequency of the clock signal from the initial frequency to the maximum frequency.

15 10. Apparatus according to claim 4 or any one of claims 7 to 9, wherein said clock generation means (10) comprises a programmable ring oscillator.

11. Apparatus according to claim 7, comprising a frequency finder and selector (12) for determining the maximum frequency at reset, receiving a request for an increase in
20 clock frequency and causing the clock generation means to generate a clock signal at the maximum frequency until the request expires or is withdrawn.

12. Apparatus according to claim 7, comprising a frequency finder (16) for determining said maximum frequency at reset and causing said clock generation means (10)
25 to generate a clock signal at said maximum frequency, second clock generation means arranged and configured to generate a clock signal at said nominal frequency, the outputs of the first and second clock generation means being coupled to a clock output by switch means (18) said switch means (18) being arranged to couple the output of said second clock generation means to said clock output until a request (20) to increase said clock frequency is
30 received, in response to which, said switch means (18) causes the output of said first clock generation means (10) to be coupled to said clock output, until said request (20) expires or is withdrawn.

13. Apparatus according to claim 12, comprising means for disabling the first clock generation means when the request (20) expires or is withdrawn.
14. Apparatus according to claim 12 or claim 13, wherein the second clock
5 generation means comprises an external clock generation means.